Maxim-integrated MAXQ7667 Bedienungsanleitung Seite 55

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 347
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 54
4-11 __________________________________________________________________________________________________________
MAXQ7667 Users Guide
4.1.9 Watchdog Timer Control Register (WDCN)
The 8-bit WDCN register is part of the system register group and used to provide system control. It controls the watchdog timeout peri-
od and interrupt or reset generation on watchdog timeout. The watchdog timer is clocked by the internal RC oscillator. See Section 15
for a description of this register.
Register Description:
Watchdog Timer Control Register
Register Name: WDCN
Register Address: Module 08h, Index 0Fh
4.1.10 Accumulator n Register (A[n])
Register Description: Accumulator n Register
Register Name: A[n]
Register Address: Module 09h, Index 0nh
Bits 15 to 0: Accumulator n Register Bits 15:0 (A[n][15:0]).
This register acts as the accumulator for all ALU arithmetic and logical
operations when selected by the accumulator pointer (AP). It can also be used as a general-purpose working register.
Bit #
76543210
Name POR EWDI WD1 WD0 WDIF WTRF EWT RWT
Reset 0 0 0 0 0 0 0 0
Access rw rw rw rw r w rw rw rw
r = read, w = write
Note: Bits 5, 4, 3, and 0 are cleared to 0 on all forms of reset; for others, see the individual bit descriptions.
Bit #
15 14 13 12 11 10 9 8
Name A[n]15 A[n]14 A[n]13 A[n]12 A[n]11 A[n]10 A[n]9 A[n]8
Reset 0 0 0 0 0 0 0 0
Access r w r w r w r w r w r w r w r w
Bit #
76543210
Name A[n]7 A[n]6 A[n]5 A[n]4 A[n]3 A[n]2 A[n]1 A[n]0
Reset 0 0 0 0 0 0 0 0
Access rw rw rw rw r w rw rw rw
r = read, w = write
Note: This register is cleared to 0000h on all forms of reset.
Seitenansicht 54
1 2 ... 50 51 52 53 54 55 56 57 58 59 60 ... 346 347

Kommentare zu diesen Handbüchern

Keine Kommentare